RISC-V: Difference between revisions

0x4A6F (talk | contribs)
No edit summary
Onny (talk | contribs)
 
(10 intermediate revisions by 5 users not shown)
Line 1: Line 1:
{{Expansion}}
{{Expansion}}<!-- TODO: write preface -->
 
<!-- TODO: write preface -->
 
== Supported devices ==
== Supported devices ==


Line 75: Line 72:
==== Special Devices ====
==== Special Devices ====


It is possible to emulate a RISC-V platform with QEMU.
It is possible to emulate a RISC-V platform with QEMU. Programs may occasionally crash on QEMU with a segmentation fault despite working on native RISC-V hardware.<ref>[https://github.com/NixOS/nixpkgs/issues/300550 Nixpkgs #300550]</ref><ref>[https://github.com/NixOS/nixpkgs/issues/300618 Nixpkgs #300618]</ref>


<div class="table-responsive">
<div class="table">
{|class="table"
{|class="table"
!width="2%"| Manufacturer
!width="2%"| Manufacturer
Line 124: Line 121:


== Binary cache ==
== Binary cache ==
 
Example configuration snippet which can be used to add two third-party binary caches with RISCV support<syntaxhighlight lang="nix">
nix.settings = {
  substituters = [
    "https://cache.nichi.co"
    "https://cache.ztier.in"
  ];
  trusted-public-keys = [
    "hydra.nichi.co-0:P3nkYHhmcLR3eNJgOAnHDjmQLkfqheGyhZ6GLrUVHwk="
    "cache.ztier.link-1:3P5j2ZB9dNgFFFVkCQWT3mh0E+S3rIWtZvoql64UaXM="
  ];
  experimental-features = [
    "nix-command"
    "flakes"
  ];
};
</syntaxhighlight>Known third-party binary caches with RISCV support
* [https://github.com/misuzu/nixos-vf2/blob/master/flake.nix#L3 misuzu]
* [https://github.com/misuzu/nixos-vf2/blob/master/flake.nix#L3 misuzu]
* [https://hydra.nichi.co/ by Nick Cao]


== NixOS Support ==
== NixOS Support ==
Line 138: Line 151:
* [https://github.com/LuaJIT/LuaJIT/issues/628 LuaJIT]
* [https://github.com/LuaJIT/LuaJIT/issues/628 LuaJIT]
* [https://github.com/adoptium/temurin-build/issues/2726#issuecomment-1661380917 OpenJDK]
* [https://github.com/adoptium/temurin-build/issues/2726#issuecomment-1661380917 OpenJDK]
* GHC
* [[RISC-V/GHC| GHC]]
** [https://gitlab.haskell.org/ghc/ghc/-/issues/16783 Main issue]
** [https://gitlab.haskell.org/ghc/ghc/-/issues/23179 NCG]
** [https://gitlab.haskell.org/ghc/ghc/-/commit/31e265c1df948d1bcc82d08affe995fd1d1c1438 LLVM backend]
** '''[https://gitlab.haskell.org/ghc/ghc/-/issues/23519 Binary tarballs] (needed for bootstrap)'''
** [https://gitlab.haskell.org/ghc/ghc/-/issues/?label_name%5B%5D=RISC-V RISC-V Label]
* [https://bugs.kde.org/show_bug.cgi?id=468575 Valgrind]
* [https://bugs.kde.org/show_bug.cgi?id=468575 Valgrind]


Line 158: Line 166:




The following is a list of all sub-pages of the ''RISC-V/Meetings''.
The following is a list of all sub-pages of the ''Meetings/RISC-V''.
 
{{Special:PrefixIndex/Meetings/{{FULLPAGENAME}}/ |hideredirects=1 |stripprefix=1}}


{{Special:PrefixIndex/{{FULLPAGENAME}}/Meetings/ |hideredirects=1 |stripprefix=1}}
== References ==