RISC-V: Difference between revisions
Adding link to hydra, which shows information for binary cache by nickcao |
|||
| (One intermediate revision by the same user not shown) | |||
| Line 121: | Line 121: | ||
== Binary cache == | == Binary cache == | ||
Example configuration snippet which can be used to add two third-party binary caches with RISCV support<syntaxhighlight lang="nix"> | |||
nix.settings = { | |||
substituters = [ | |||
"https://cache.nichi.co" | |||
"https://cache.ztier.in" | |||
]; | |||
trusted-public-keys = [ | |||
"hydra.nichi.co-0:P3nkYHhmcLR3eNJgOAnHDjmQLkfqheGyhZ6GLrUVHwk=" | |||
"cache.ztier.link-1:3P5j2ZB9dNgFFFVkCQWT3mh0E+S3rIWtZvoql64UaXM=" | |||
]; | |||
experimental-features = [ | |||
"nix-command" | |||
"flakes" | |||
]; | |||
}; | |||
</syntaxhighlight>Known third-party binary caches with RISCV support | |||
* [https://github.com/misuzu/nixos-vf2/blob/master/flake.nix#L3 misuzu] | * [https://github.com/misuzu/nixos-vf2/blob/master/flake.nix#L3 misuzu] | ||
* [https://hydra.nichi.co/ by Nick Cao] | * [https://hydra.nichi.co/ by Nick Cao] | ||
Latest revision as of 18:06, 20 December 2024
 |
This article or section needs expansion.
Reason: This article is a stub. (Discuss in Talk:RISC-V#)
Please consult the pedia article metapage for guidelines on contributing. |
Supported devices
Table legend:
- SoC - https://en.wikipedia.org/wiki/System_on_a_chip
- ISA - https://en.wikipedia.org/wiki/Instruction_set_architecture
Upstream (NixOS) supported devices
NixOS has no official support for riscv64-linux architecture on the nixpkgs-unstable and stable channel.
Community supported devices
| Manufacturer | Board | SoC | ISA | CPU | RAM | Storage |
|---|---|---|---|---|---|---|
| StarFive | StarFive VisionFive | JH7100 | RV64GC | 2× SiFive U74 @ 1.5 GHz | 8GB LPDDR4 | microSD |
| StarFive | StarFive VisionFive 2 | JH7110 | RV64GC | 4× SiFive U74 @ 1.5 GHz | 2GB/4GB/8GB LPDDR4 | microSD, eMMC, M.2 M-Key |
Special Devices
It is possible to emulate a RISC-V platform with QEMU. Programs may occasionally crash on QEMU with a segmentation fault despite working on native RISC-V hardware.[1][2]
| Manufacturer | Board | SoC | ISA | CPU | RAM | Storage |
|---|---|---|---|---|---|---|
| QEMU | — | Anything QEMU supports | Anything QEMU supports | Anything QEMU supports | Anything QEMU supports |
Installation
Getting the installer
SD card images (SBCs and similar platforms)
For riscv64 it is possible to download images from the community.
Build or download the image.
If the image has the extension .zst, it will need to be decompressed before writing to installation device. Use nix-shell -p zstd --run "unzstd <img-name>.img.zst" to decompress the image.
Binary cache
Example configuration snippet which can be used to add two third-party binary caches with RISCV support
nix.settings = {
substituters = [
"https://cache.nichi.co"
"https://cache.ztier.in"
];
trusted-public-keys = [
"hydra.nichi.co-0:P3nkYHhmcLR3eNJgOAnHDjmQLkfqheGyhZ6GLrUVHwk="
"cache.ztier.link-1:3P5j2ZB9dNgFFFVkCQWT3mh0E+S3rIWtZvoql64UaXM="
];
experimental-features = [
"nix-command"
"flakes"
];
};
Known third-party binary caches with RISCV support
NixOS Support
All RISC-V platforms are experimental for the time being.
There is a dedicated room for the upstream effort on Matrix, matrix:r/riscv:nixos.org.
Awaiting upstream RISC-V support
Resources
Subpages
The following is a list of all sub-pages of the NixOS on RISC-V topic.
The following is a list of all sub-pages of the Meetings/RISC-V.