RISC-V

This article or section needs expansion.

Reason: This article is a stub. (Discuss in Talk:RISC-V#)
Please consult the pedia article metapage for guidelines on contributing.

Supported devices

Table legend:

• SoC - https://en.wikipedia.org/wiki/System_on_a_chip
• ISA - https://en.wikipedia.org/wiki/Instruction_set_architecture

Upstream (NixOS) supported devices

NixOS has no official support for riscv64-linux architecture on the nixpkgs-unstable and stable channel.

Community supported devices

Manufacturer	Board	SoC	ISA	CPU	RAM	Storage
StarFive	StarFive VisionFive	JH7100	RV64GC	2× SiFive U74 @ 1.5 GHz	8GB LPDDR4	microSD
StarFive	StarFive VisionFive 2	JH7110	RV64GC	4× SiFive U74 @ 1.5 GHz	2GB/4GB/8GB LPDDR4	microSD, eMMC, M.2 M-Key

Special Devices

It is possible to emulate a RISC-V platform with QEMU.

Manufacturer	Board	SoC	ISA	CPU	RAM	Storage
QEMU		—	Anything QEMU supports	Anything QEMU supports	Anything QEMU supports	Anything QEMU supports

Installation

Getting the installer

SD card images (SBCs and similar platforms)

For riscv64 it is possible to download images from the community.

• Hifive Unmatched
• VisionFive 1
• VisionFive 2
• STAR64
• Lichee Pi 4A

Build or download the image.

If the image has the extension .zst, it will need to be decompressed before writing to installation device. Use nix-shell -p zstd --run "unzstd <img-name>.img.zst" to decompress the image.

Binary cache

• misuzu

NixOS Support

All RISC-V platforms are experimental for the time being.

There is a dedicated room for the upstream effort on Matrix, matrix:r/riscv:nixos.org.

Awaiting upstream RISC-V support

• LuaJIT
• OpenJDK
• GHC
  • Main issue
  • NCG
  • LLVM backend
  • Binary tarballs (needed for bootstrap)
  • RISC-V Label
• Valgrind

Resources

• https://wiki.riscv.org/display/HOME/Language+Runtimes
• https://github.com/NixOS/nixos-hardware

Subpages

The following is a list of all sub-pages of the NixOS on RISC-V topic.

• VisionFive 2

The following is a list of all sub-pages of the RISC-V/Meetings.